



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/853,769	05/14/2001	Takashi Hotta	500.28166CX2	7218
24956	7590	03/30/2006	EXAMINER	
MATTINGLY, STANGER, MALUR & BRUNDIDGE, P.C.			PAN, DANIEL H	
1800 DIAGONAL ROAD			ART UNIT	
SUITE 370			PAPER NUMBER	
ALEXANDRIA, VA 22314			2183	

DATE MAILED: 03/30/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

**Office Action Summary**

Application No.

09/853,769

Applicant(s)

HOTTA ET AL.

Examiner

Daniel Pan

Art Unit

2183

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 19 December 2005.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 17-40 is/are pending in the application.
- 4a) Of the above claim(s) 1-16 is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 17-40 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 14 May 2001 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |   |   |
|---|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)  | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)  | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date <u>05/14/01</u> | 6) <input type="checkbox"/> Other: _____  |

Art Unit: 2183

1. Claims 17-40 remain for examination. Claims 1-16 have been canceled.

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

2. Claims 17-40 are rejected under 35 U.S.C. 103(a) as being unpatentable over DeGroot (4,766,564) in view of Chevillat (4,615,004).

3. As to claims 17,18, 23-25, DeGroot taught a system comprising at least :

- a) a register for storing data (see fig.1);
- b) a plurality of arithmetic operation units to execute plurality of instructions stored in memory in parallel (see fig.1 , ADD, MUL);
- c) a plurality of signal lines for sending data stored in the register to an arithmetic unit (see the output connection 22,24 of the register to the input of ADD and MUL in fig . 1 ) ;
- d) a second plurality of signal lines for storing result data from the arithmetic units in register (see output of ADD and MUL to the input of register in fig.1);
- e) a bypass circuit (adder bypass bus and mul bypass bus) for connecting the first and second plurality of signal lines to use data resulting from the arithmetic output for next cycle (see fig.1, see the bypass bus with the switches from the arithmetic units to the

Art Unit: 2183

instruction , see the control input of the arithmetic units), the bypass being controlled by ns of arithmetic instructions in col.3, lines 1-46, see fig.3, see also col.5, lines 17-42 for bypass cycle).

4. DeGroot did not specifically showed the fetching of the plurality of instructions at one time as claimed. However, Chevillat disclosed a system for fetching plurality of instructions in parallel (see the instructions fetched in single machine cycle in col.7, lines 32-39). It would have been obvious to one of ordinary skill in the art to use Chevillat in DeGroot for including the fetching of plurality of instructions at one time as claimed because the use of Chevillat could provide DeGroot the capability to schedule the processing of instructions in greater number at a given time, thereby increasing the bandwidth of the instruction processing, and it could be readily achieved by configuring the fetching unit of Chevillat into DeGroot with modified system parameters (such as the instruction width, and instruction number) so that the fetching of plurality instructions could be recognized by DeGroot at a predetermined fetching cycle, and because DeGroot also taught that a greater number of instructions could be executed in a single cycle for faster operation speed (see col.1, lines 11-20) , which was suggestion of the need for fetching more instructions in a given time in order to adapt to faster execution speed , and in doing so , provided a motivation.

5. DeGroot is used as primary reference because it shows the detailed structure of the bypass circuit and connections of plurality of switches. Chevillat is used to supplement the teaching of the fetching instructions in parallel or at one time.

Art Unit: 2183

6. As to the last remark by applicant that Chevillat used the LOAD/STORE which does not use the arithmetic unit and an arithmetic instructions. Applicant is reminded that unclaimed features cannot be used to overcome the prior art (e.g. see CCPA In re Lundenberg & Zuschlag, 113, USPQ 530, 534 (1957)). For example, nowhere does applicant claim recite that the plurality of instruction were arithmetic instructions.

7. Nevertheless, Chevillat's LOAD/STORE instructions were used for ALU operations (see the LOAD and STORE involving the ALU operations in col.5, lines 50-67, see also the computation instruction code stored in memory 15 in col.6, lines 1-23, see the instructions stored in memory 15 in col.3, lines 46-51 ).

8. As to the remark by applicant that Chevillat did not teach the means for fetching from a memory a plurality of instructions at a time, the plurality of instruction using a plurality of arithmetic units. Chevillat was used for showing the teaching of fetching a plurality of instructions at a time (see instruction prefetched in a single machine cycle in col.7, lines 32-38). The plurality of arithmetic units were already taught by DeGroot (see the citations set forth in DeGroot), the reasons for obviousness have been given in this action, therefore, it is not be repeated herein.

9. As to the newly amended feature of the plurality of instructions using the plurality of arithmetic units, DeGroo also taught a large number of arithmetic instructions were executed by the arithmetic units (see col.11, lines 11-20, see also the specific arithmetic instructions executed by ADD and MUL in col.3, lines 15-22, see fig.1 ADD MUL for plurality of ALUs).

Art Unit: 2183

10. As to claims 19, 20, DeGroot also included switches (see the switches in fig.3).

11. As to claim 21 , 22 , DeGroot disclosed a system including at

a) a register for storing data (see fig.1);

b) a plurality of arithmetic operation units to execute plurality of instructions stored in memory in parallel (see fig.1, ADD, MUL);

c) a plurality of signal lines for sending data stored in the register to an arithmetic unit (see the output connection 22,24 of the register to the input of ADD and MUL in fig . 1 ) ;

d) a second plurality of signal lines for storing result data from the arithmetic units in register (see output of ADD and MUL to the input of register in fig.1);

e) a plurality of switches (see the switches with the adder bypass bus and mul-bypass bus in fig.3) for connecting the first and second plurality of signal lines to use data resulting from the arithmetic output for next cycle (see fig.1, see the bypass bus with the switches from the arithmetic units to the input of the arithmetic units), the bypass being controlled by instructions see the control of arithmetic instructions in col.3, lines 1-46, see fig.3).

12. DeGroot did not specifically showed the fetching of the plurality of instructions at one time as claimed. However, Chevillat disclosed a system for fetching plurality of instructions in parallel (see the instructions fetched in a single machine cycle in col.7, lines 32-39). It would have been obvious to one of ordinary skill in the art to use Chevillat in DeGroot for including the fetching of plurality of instructions at one time as claimed because the use of Chevillat could provide DeGroot the capability to schedule

Art Unit: 2183

the processing of instructions in greater number at a given time, thereby increasing the bandwidth of the instruction processing, and it could be readily achieved by configuring the fetching unit of Chevillat into DeGroot with modified system parameters (such as the instruction width, and instruction number) so that the fetching of plurality instructions could be recognized by DeGroot at a predetermined fetching cycle, and because DeGroot also taught that a greater number of instructions could be executed in a single cycle for faster operation speed (see col.1, lines 11-20) , which was suggestion of the need for fetching more instructions in a given time in order to adapt to faster execution speed , and in doing so , provided a motivation.

13. DeGroot is used as primary reference because it shows the connections of the plurality of switches. Chevillat is used to supplement the teaching of the fetching instructions in parallel.

14. As to claim 26 , DeGroot also included different arithmetic operations (see the ADD and MUL in fig.3).

15. As to claims 27,28,29,30, 31-34, DeGroot also included bypass for transferring the data between the different arithmetic units (see the input connection to the switch at each input of the arithmetic units in fig.3, see also limitations already set forth in this action).

16. DeGroot did not specifically showed the fetching of the plurality of instructions at one time as claimed. However, Chevillat disclosed a system for fetching plurality of instructions in parallel (see the instructions fetched in single machine cycle in col.7,

lines 32-39). It would have been obvious to one of ordinary skill in the art to use Chevillat in DeGroot for including the fetching of plurality of instructions at one time as claimed because the use of Chevillat could provide DeGroot the capability to schedule the processing of instructions in greater number at a given time, thereby increasing the bandwidth of the instruction processing, and it could be readily achieved by configuring the fetching unit of Chevillat into DeGroot with modified system parameters (such as the instruction width, and instruction number) so that the fetching of plurality instructions could be recognized by DeGroot at a predetermined fetching cycle, and because DeGroot also taught that a greater number of instructions could be executed in a single cycle for faster operation speed (see col.1, lines 11-20) , which was suggestion of the need for fetching more instructions in a given time in order to adapt to faster execution speed , and in doing so , provided a motivation.

17. DeGroot is used as primary reference because it shows the detailed structure of the bypass circuit and the connections of the plurality of switches. Chevillat is used to supplement the teaching of the fetching instructions in parallel.

18. As to claims 35,36, DeGroot also included bypass for transferring the data between the different arithmetic units and also into the register (see the input connection to both the register input and to the switch at each input of the arithmetic units in fig.3, see also limitations already set forth in this action ).

19. As to the fetching of instructions at a time, see Chevillat for the obviousness discussions above in this action.



Art Unit: 2183

20. As to claim 37, DeGroot also included at least :

- a) a plurality of registers (see the register file );
- b) first and second arithmetic units for execution instructions based on plurality of instructions stored in memory (see the execution of the arithmetic instructions in col.3, lines 5-46),.
- c) first signal lines transferring data from registers to the first arithmetic unit (see the output 22 from the register to the ADD);
- d) second signal lines transferring data from registers to second arithmetic unit (see the output 24 from registers to the MUL in fig.3);
- e) third signal line transferring data from the first arithmetic unit (ADD) to the register (see output from ADD into registers 8 in fig.1);
- f) fourth signal line transferring data from the second arithmetic unit (MUL) to the register (see output from MUL into registers 8 in fig.1 );
- g) the first bypass bus (see fig.1 , the bypass to the input switch of ADD);
- h) the second bypass bus (see fig.1 , the bypass to the input switch of MUL).

21. As to the fetching of plurality of instructions at a time, see Chevillat for the obviousness discussions above in this action.

22. As to the newly amended feature of the plurality of instructions using the plurality of arithmetic units, DeGroot also taught a large number of arithmetic instructions were executed by the arithmetic units (see col.11, lines 11-20, see also the specific arithmetic instructions executed by ADD and MUL in col.3, lines 15-22, see fig.1 ADD MUL for plurality of ALUs).

23. As to claims 38-40, see the input switches at ADD and MUL in fig.3.

24. DeGroot (4,766,564), Chevillat (4,615,004) were cited in the record, therefore, copy is not provided herein.

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

a) Kinoshita et al. (4,734,849) is cited for the teaching of the use of plurality of instructions using a plurality of arithmetic units (see fig.3A, see col.7, lines 62-68, col.8, lines 1-18, see col.5, lines 54-68 for instructions from memory) .

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Dan Pan whose telephone number 571 272 4172. The examiner can normally be reached on M-F from 8:30 AM to 4:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Chan, can be reached on 571 272 4162. The fax phone number for the organization where this application or proceeding is assigned is 703 306 5404.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only.

Art Unit: 2183

For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

## ***21 Century Strategic Plan***

DANIEL M. PAN  
PRIMARY EXAMINER  
GROUP

